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Abstract. Our long term goal is to execute General Purpose compu-
tation on homogeneous computing media consisting of millions of small
identical Processing Elements (PE) communicating locally. We proceed
by simulating the Self-Development of a Network (SDN) of membranes,
and this implies a medium able to implement artificial physics laws that
simulates simplified membrane-agents, dividing and homogenizing. This
is a difficult challenge: our current version of SDN-media uses PEs with
77 bits of state and 13878 gates. This high level of complexity forced
us to work out an efficient and expressive scheme for programming the
medium, the goal of this paper it to present it.
The PE’s communication graph has to be a maximal planar graph. Fields
of bits are spread in 2D, over three locus: the vertices, edges and faces of
this planar graph. They constitute three data types, which abstract away
the ensemble of PEs. The simplicial proximity between bits is used to
define operations on fields, thus implementing “spatial type”. Expression
combining operations can be translated in logical circuits .
The efficiency is achieved because fields of different locus are combined
using reduction operation. This allows to factorize computation by ex-
ploiting the symmetries always present when simulating physics.
The expressiveness is achieved by allowing a modular procedural pro-
gramming: Instead of directly focusing on a specific target update func-
tion, we develop a library or reusable functions mapping fields to other
fields.
For illustrating efficiency and expressiveness, we choose to program a key
building block of the SDN-medium, and reuse it for generating a logical
circuit computing the discrete Vorono¨ı diagram above the planar graph.
We consider two kinds of maximal planar graph: with isotropic distribu-
tion of PEs or with the hexagonal lattice structure. The first compares
to amorphous computing medium and has a better potential for hard-
ware scalability, the second compares with cellular automata computing
medium, it is more efficient.
1 Introduction
1.1 Physics on Computing Media for general-purpose Computing.
Computing Media. Future computing platforms, whether very-large-scale inte-
gration (VLSI), nano, or bio , will probably consist of a vast number of Processing
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Elements (PEs) homogeneously embedded in 2D or 3D space, where the magni-
tude involved forces the programmer to incorporate the locality constraint : Each
PE has a specific location in space, communication is local in space, communica-
tion time must be proportional to Euclidian distance as in the VLSI complexity
model [12]. This invariant enables unbounded scalability of hardware, and char-
acterizes a family of computer architectures refereed to as “computing media” [9].
: This family includes regular classic models, such as Cellular Automata (CA) or
systolic arrays; but also irregular models where the constraints of lattice tiling
of space and synchronism in time are relaxed, as exemplified in the amorphous
medium [1] which is an homogeneous and isotropic scattering of PEs in 2D or
3D space, with nearest-neighbor communication.
Physics on Computing Media. Because they are tightly bound to space, simulat-
ing physics is what computing media are naturally good at. It is a major applica-
tion of CAs. Physical laws expressed as differential equations can be translated
into simple local rules [3]. Physics can also be done without lattice discretization
of space: Rauch [16] modeled wave propagation on an amorphous medium.
Towards General Purpose computing media. Simulating physics is only a tiny
fraction of the spectrum of computation as we know it. While computing me-
dia have a potentially unbounded hardware scalability, they cover a very narrow
scope of application. Our long term project is to broaden this scope up to general
purpose computation. To achieve this level of general, one more level of indirec-
tion is necessary. We implement a virtual machine on top of the computing
medium, called self-developing network [5, 6].
Self Developing Network(SDN). The SDN virtual machine allows to program
“space agnostic” real algorithms. In [9] we showed how to program and execute
matrix multiplication and sorting. Simulating this machine means implementing
on a medium physical objects which are biological artifacts: simplified mem-
branes modeled as connected blobs. Membranes allows to structure space into
independent regions where distinct computation can take place. This is “arti-
ficial physics”: the goal is not to model reality but to design an SDN-medium
emulating the SDN virtual machine. In other words, using physics to go beyond
physics. For example we set repulsive forces between membrane to homogenize
their distribution (load balancing), and strangle force to divide membranes (self-
development). Execution resembles a much simplified biological developmental-
process. What is developed is not a multicellular organism, but a clean and deter-
ministic virtual network of virtual processing-elements delimited by membrane-
blob and adherence between them. The connectivity is determined by the in-
structions.
The current status of the SDN-medium. Our current version can interpret a flow
of host-instructions dictating the self-development of a virtual 2D-grid network
of membrane, in a time proportional to the diameter of the circuit. It is shown
in short youtube videos in [8]. This demonstrates that efficient general-purpose
execution on computing media is not an utopia.
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Cellular Circuit, amorphous computers and Cellular Automata. The SDN-medium
is quite complex. Its programmation and simulation was made possible thanks
to a new scheme which allows a modular specification and an efficient execution.
It is based on spatial types, which embed data and operation in 2D space. The
first goal of this paper is to explain spatial types, and why it enables to tackle
complexity thanks to improved efficiency and modularity. A program using spa-
tial types is translated into a circuit of logic gates embedded in 2D space. Just
like CAs, the same computation goes on through space justifying the denom-
ination “cellular circuits”; However, as in amorphous computers, the circuit’s
global structure is not constrained to be a lattice. If a lattice is used, though,
simulation is much more efficient, and cellular circuits becomes CAs. We will
now contrast cellular circuits with respect to amorphous computing, and CAs.
(a) (b)
Fig. 1. Two target architectures for the underlying maximal planar graph linking PEs
(a) homogenous isotropic (b) hexagonal lattice.
1.2 Isotropic cellular circuit and amorphous computing
A basic amorphous medium is rough: PEs do not know their spatial location,
they receive a radio signal sent by nearby neighbors. Research has focused on
computing low level information such as a simple pair of approximate 2D co-
ordinate [15]1. In contrast, cellular circuits really enable the programming of
complex behavior [8]. However, this is achieved at the cost of considering a
“cleaner” medium endowed with a specific property: the PEs have to communi-
cate between themselves following a network which must be a maximal planar
graph (all the faces are triangles). It can be seen as a preliminary layer which has
to be installed on a basic amorphous medium, enhancing its programmability.
We know of two possible solutions: 1- If the PEs know their 2D coordinates,
1 Coore [4] proposed a more generic technique having the potential of installing
arbitrary patterns of blobs, with a target topological arrangement. However, only
small patterns where demonstrated.
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doing a Delaunay triangulation directly builds a maximal planar graph. 2- Oth-
erwise a “combinatorial Delaunay graph” can be built using only the hop counts
between PEs. In [19], only a subset of the PE in a sensor network are linked, the
subset is computed iteratively so as to create a Centroid Voronoi Tessellation,
which means in short, an homogeneous distribution as close as possible to the
hexagonal lattice.
Synchronous versus asynchronous In contrast to amorphous medium we simu-
late a synchronous framework of cycles, during which each PEs receives all the
messages of its neighbor and then updates its state. However, with a small uni-
form probability we choose not to update the state. This is a significant step
towards the asynchronous framework. It generates random fluctuation in the
SDN medium, and is in fact beneficial: it is a natural way to solve conflicts.
Homogeneous and isotropic distribution. For amorphous media, a simple and of-
ten used PE distribution in 2D is “Poisson-disk” sampling: the location of each
PE is chosen with a uniform probability, but discarded if there are already other
PEs nearby (within a disk of a given radius). We used the Furthest Point Opti-
mization (FPO) algorithm [17] which produces more homogeneous and isotropic
distribution. The resulting planar graph (produced with Delaunay triangulation)
is shown in fig. 1 (a). The improved quality causes the hop-count distance to
become a good approximation of the geometric distance, and this in turns, en-
ables to compute spatial features with accuracy. In the example of this paper,
we will see that the hop-count discrete Vorono¨ı Diagram (VD) approximates the
real VD.
1.3 Contribution of hexagonal cellular circuits to CA.
The hexagonal lattice shown in fig. 1 (b) is a non-isotropic (6 obvious preferred
directions), but very regular maximal planar graph. This paper is an extended
version of [10], which considered only the hexagonal network option. In this
option, a cellular circuit can be translated into a CA, so spatial types can be
understood as a different scheme for specifying CAs. What are the advantages?
Specifying rotation-invariant rule in a more expressive way. The next state of
a CA cell is programmed as a function of its neighborhood. In contrast, cellu-
lar circuits are inspired from *Lisp [11], considering fields. Boolean fields are
defined on sets of points in 2D space called “locus”. Fields are combined using
reductions which apply a commutative associative operation on values found in
the immediate spatial neighborhood of each point. One great virtue of reduc-
tion is that the order in which the neighbors are processed does not matter.
In particular, neighbors need not be distinguished, and this ensures rotation
invariance. Totalistic CA [18], which sums the immediate neighbor’s state is a
CA-illustration of this principle. With cellular circuits, we use any type of reduc-
tions, not just the sum. More fundamentally, by carefully constructing 9 locus,
we are able to define 12 different type of neighborhood on which to reduce. This
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increases expressiveness to the point that being forced to compute using reduc-
tions is not experienced as a constraint. On the contrary, it feels just natural.
When doing physics, we always do compute rotation-invariant quantities any-
way, so embedding rotation-invariance in the operations themselves incorporates
a useful domain-specific information which alleviates the task.
Generating and simulating rules with high radius. An hexagonal cellular circuit
can be translated into a classic hexagonal CA, however this is mainly a theoreti-
cal statement. Usually, a CA next-state update rule consults only the immediate
neighborhood, which is radius 1. Considering bigger neighborhood with higher
radius is not natural, the idea being to keep the rule simple. With spatial types,
we do specify update rules which process large neighborhood, but at the same
time also remaining very simple. For example, a simple sequential composition
of r reductions produces a field of radius r. This is because each time a reduction
is applied, it creates a communication thus incrementing the radius of the re-
sulting field. As a result, fields of radius r can be computed in time O(r), which
becomes O(r3) if translated in a CA. In practice, when using spatial types, fields
having high radius is the normality not the exception. In other words, spatial
types allow to explore and simulate a different portion of the landscape of CAs.
For the SDN-medium, we compute fields of radius up to r = 25, which render
the interactive simulation of a CA-translation unfeasible.
Modularity. This is the most important property. By modularity we mean en-
capsulating code into functions that can be reused, several time within the same
CA, or from one CA to another distinct CA: We illustrate both cases in this pa-
per. Modularity is obtained because we compute fields. We can compute them
as the result of a function call taking other fields in parameter. Functions of
generic interest naturally pop up. By composing them, one obtains quickly very
complex behavior.
2 A 2D spatial type based on maximal planar graph.
Informally, a “2D spatial type” is a set of data embedded data in 2D space, and
proximity is used to define operation. Instead of using a lattice to define location
and proximity, as is done in CA, we will need only a planar graph, and use its
faces and edges to locate data in 2D.
The simplicial graph. A connected graph which can be drawn without any edges
crossing, is called planar. When a planar graph G is drawn in this way, it divides
the plane into regions called faces. A planar graph G can be represented very
naturally by another graph GS [7], called “simplicial graph”: The set of vertices
of GS coincides with the set of all simplexes S of G, which consist of three
classes: vertices of dimension 0, edges of dimension 1, and faces of dimension 2.
Two simplexes s, t are connected in GS if and only if s ⊂ t or t ⊂ s in S. In
other words, a vertices (resp an edge) is adjacent to the edges, and faces (resp.
to the two faces) including it.
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Maximal planar graph. It is a planar graph where no edges can be added without
breaking the planarity, which implies that all the faces are triangles. We will
consider exclusively maximal planar graph, because this property is needed for
defining some of the operations. Let the vertex count be V , edge count E, and
face count F . Maximal planar graph verify 2E = 3F , as can be derived by taking
the sum over every face of the number of edges in each face which is 3. We also
have V −E+F = 2, (Euler’s formula) hence F = 2V −4, E = 3V −6. The arity
is a number associated to each class of simplex; it represents the proportion of
the simplexes in each classes: It is 1 for vertices, 2 for faces, and 3 for edges.
The V,E,F simplicial locus. From an embedding in 2D of a maximal planar
graph G where edges are drawn with straight lines, the simplicial graph GS can
be also embedded in 2D as another planar graph, by locating its vertices: The
vertex-vertices map to the vertices of G, the edge-vertices to the edge’s middle,
and the face-vertices to the face ’s barycenter. Bits of data will be conceptually
associated to those 2D points hence we call them “data-points”. Those three set
of data-points are called respectively the V,E,F locus. We refer to them as the
“simplicial locus”, so as to distinguish them from other locus introduced later.
(b)(a)
Fig. 2. The VEF tiling associated to (a) the hexagonal lattice (b) the homogeneous
isotropic planar graph
2.1 Computing blob features by reducing simplicial fields.
Simplicial fields. Spatial types are boolean fields, more precisely: function from
one locus to {0, 1}. The type is called boolV (resp. boolE, boolF), for Vertices
(resp. Edge, Faces). We also use integer fields with a small number of bits,
usually 2 or 3. For example, for two bits, the type is noted int2V, int2E, int2F.
The bit density of a field is this number multiplied by the arity of the simplex:
int2E costs 2*3=6 bits. The total memory needed for a field is its bit density,
multiplied by the number of vertices, minus a small constant.
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Representation of simplicial fields. we draw the Vorono¨ı Diagram of the three
VEF locus taken together, shown in fig. 2. Fig. 2 shows the tiling obtained for
the two planar graphs of fig. 1: For the hexagonal lattice in fig. 2 (a), the tile
of vertices, (resp. edges, faces) are hexagons, (resp. rectangles, triangles). This
tiling is known as the ”Rhombitrihexagonal” tiling. It is a beautiful Archimedian
tiling used in architecture. In order to represent a field, we color the tiles of the
subset of data-points for which the field is true. For this reason, false and true
are often called “empty” and ”filled”. Fig. 3 shows some example of boolV,boolE
and boolF using the Rhombitrihexagonal tiling.
two x-blobs insideE(x)
frontierE(x) neighborhoodV (x)outside
V (x)
insideF (x)
Fig. 3. Boolean Fields (black) encoding features of two x-blobs (gray). A boolV (resp.
boolE, boolF )is a set of hexagons (resp. rectangles, triangles). From a boolV x repre-
senting two x-blobs, generic featuresof x-blobs can be computed from x using simplicial
reductions.
Six simplicial reduction between simplicial locus. Let X,Y ∈ {V,E,F} be two
distinct simplicial locus. From a boolX, one can compute a boolY , as follows:
For each point p of the target locus Y , we apply a bit reduction AND, (resp.
OR, XOR) of all the point in locus X which are simplicial neighbor of p. We
call the corresponding operation ∀Y (resp. ∃Y , δY ). The upper script indicates
the target locus Y . The he number of neighbors of p is called the “co-arity”.
In the hexagonal case, for the three simplicial locus, we have arity∗co-arity =
6. co-arity −1 is the number of binary gates needed to do the reduction. We
must multiply by the arity of Y to obtain the gate density which is therefore
arity(Y )∗(6/arity(Y )−1). For Y=V (resp. E, F) it is 5 resp (3, 4). A “simplicial
reduction” is overloaded since it can be applied to any of the two other locus,
for example ∀E produces a boolE from either a boolV or a boolF . Simplicial
reductions also exist for integer field, for example with min, max, or plus. A
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simplicial reduction is a “spatial operations”, because it uses proximity in space.
We also use non-spatial operations applying an operation separately on each
data-point. For example x 7→ ¬x can be applied on a boolV (resp. a boolE,
a boolF ) to produce a new boolV (resp. boolE, boolF ). In this case, the gate
density is the arity.
Computing blob features using simplicial reductions. An SDN-medium uses non-
punctual agents whose support spans a set of vertices. It is thus represented
using a boolV . Supports are separated by considering connected components for
vertex-adjacency:
Definition 1. Let x be a boolV. x-blobs (resp. x-holes) are connected compo-
nents of filled (resp. empty) vertices.
Arbitrary many x-blobs can be encoded with a single boolV x, provided there
is enough space. Using simplicial reductions, we can easily compute simple 2D-
features of x-blobs, shown in fig. 3.
– Function x 7→ frontierE(x) = δE(x) (resp. insideE(x) = ∀E(x), outsideE(x) =
∀E(¬x) ) is the set of edges adjacent to both an empty and filled (resp. to
only filled, to only empty) vertices. It costs 3 (resp. 3, 4) gates. Function
x 7→ insideF (x) = ∀F (x) is the set of face adjacent to only filled vertices, it
costs 4 gates.
– Function x 7→ insideV (x) = ∀V (insideE(x)) (resp. outsideV (x) = ∀V (outsideE(x))
is the set of filled (resp. empty) vertices surounded by vertices in the same
blob (resp. hole). It costs 3+5=8 (resp. 4+5=9) gates.
– Function x 7→ neighborhoodV (x) = ∃V (∃E(x)) costs 3+5=8 gates.
The radius of an operation expression. CAs uses the notion of “radius” of
the neighborhood to consider for computing the next state. It is an important
concept which is also defined for spatial types, though at a finer granularity than
vertices:
Definition 2. The radius of a function is the max distance ( hop-count between
V,E,F locus) to data-points of parameters influencing the result.
For the preceding small functions, which are all taking a boolV as input, the
radius is 1 for the boolE, and boolF functions, and 2 for boolV functions. Indeed,
going from one vertex to the neighbor vertex takes two hops.
2.2 The transfer-locus
From each of pair of simplicial locus X,Y ∈ {V,E,F}. We define two other locus
(called “transfer locus”) as follows: for each pair of adjacent points pX , pY in
locus X,Y we add two points PyX , PxY dividing the segment [pX , pY ] in three.
The six transfer locus defined in this way are called: eV, vE, eF, fE, vF, fV.
The upper case designate the nearest simplicial locus, also called the father.
The two transfer locus with identical father are called brother. Fig. 4 shows the
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(a) (b)
Fig. 4. Transfer Locus: (a) a pair of data points is inserted on each edge between
two simplicial points (b) Corresponding tiles are peripheral subdivision of the former
simplicial tile.
(a) (b) (c)
Fig. 5. The six transfer locus grouped by pair of communicating locus (in gray) with
adjacent pair of tiles: (a) eV and vE tile, (b) fE and eF tile, (c) fV and vF tile.
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tiling obtained by including the transfer locus within the seeds of the Vorono¨ı
Diagram. The former simplicial Vorono¨ı cell is subdivided: the peripheral regions
represent the transfer locus, while the portion allocated to the simplicial locus
is now reduced to a central tile.
Decomposition of simplicial reductions in three steps. Data traveling from a
simplicial locus X to another simplicial locus Y will now transit through the two
intermediate transfer locus which form a pair of communicating data points, as
shown in fig. 5. For example, bits move from V to E by passing through transfer
locus eV, and then vE, inserted in-between the V and E locus. So the simplicial
reduction ∀E is decomposed in three more elementary operations (fig 6:
1. operation ∗e broadcasts bits from each V-point to its 6 adjacent eV-points.
2. operation ↑ transfers bits between the paired transfer locus eV and vE
3. operation /∧ computes the conjunction of bits on the two adjacent vE points.
The last step of pure reduction is noted using a slash and the reduction
operation itself. So, ∀E is now a function taking a boolV, producing a boolE,
and programmed by composing three operations:
x 7→ ∀E(x) = /∧(↑ (∗e(x))) = /∧ ↑ ∗ex. (1)
In the second notation, we omit parenthesis for unary operations, this saves a
lot of parenthesis. The superscript e of broadcast ∗e reminds of the target locus.
Just like simplicial reductions, elementary operations are overloaded: ∗e can be
applied to a boolV (resp. a boolF), it broadcasts it to a booleV (resp. a booleF);
Broadcast ∗v, ∗f are defined similarly as ∗e . Transfer and reduction apply to
any of the six transfer locus;
Compilation into a circuit. A simplicial reduction corresponds to a circuit part
shown fig. 6 (e) for ∀E . Broadcast (resp. transfer, conjunction) is translated as a
fan-out wiring, (resp. a ”trans-wire” crossing simplicial tiles , a logic gate). An
operation-expression is compiled into a circuit, by putting together the circuit
parts associated to each of its operation.
2.3 Internal one-to-one communication between transfer locus
The purpose of introducing transfer locus, is to increase the expressiveness of
spatial types: First of all, transfer fields such as boolvE are used often in the
SDN-medium. A boolvE represent an edge together with an orientation: a vertex
can then compute wether it is in the inside or in the outside component. Secondly,
two new elementary communication-operations can be defined:
1. Clock, and anti-clock rotation map each transfer locus to its brother.
2. Central symmetry is available for Edge and Face transfer locus.
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(a) (b)
(c) (d)
(e)
Fig. 6. Decomposition of x 7→ ∀E(x). (a) Initial boolV. (b) Broadcast to a booleV (c)
Transfer to a boolvE (d) Reduction to a boolE (e) Corresponding logical circuit.
(a0)

	

	

	
(a1)
(a2)
(b1)
(b2)
↔
↔
↔
↔
Fig. 7. One-to-one communication between transfer locus, based on geometric trans-
formation, applied on an integer field where different values are different gray tones.
(a0,a1,a2) clockwise/anticlockwise rotation ,	 (b0,b1) central symmetry,↔
They are illustrated in fig.7 (a,b). We adopt the convention that one-to-one
communication are denoted with arrows. Rotation (resp. central symmetry) is
noted  (resp.↔). Transfer (already covered) was noted ↑. Clock and anti-clock
rotation can be defined because two brother transfer locus are interleaved. The
central symmetry is an idempotent operation. It exploits the fact that for Edge
and Face, the data-points of the two transfer locus are facing each other. For
faces, this is true because face are always triangles. Note that this is the place
where we use the hypothesis that the planar-graph is maximal. The central
symmetry maps an eF field to vF field and vice-versa. For vertices, the central
symmetry is not defined in the isotropic case, because as we have shown, the
number of neighbors can very between 5,6 and 7.
Six supplementary reductions. By applying a reduction on the fields produced
using the two opposite rotations, we can program a second set of six reductions
mapping one transfer locus to its brother. For example, when reducing with ∧,
we have a new function:
x 7→ reduce2∧(x) = ( x) ∧ (	 x) (2)
Apex neighbors. The central symmetry on faces is used to implement a com-
posite communication called “apex”. On a maximal planar graph, each edge
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(a) (b) (c) (d)
Fig. 8. Apex communication.(a) fV field (b) transfer to a vF field (c) central symmetry
to a eF field(d)transfer to a fE field.
has two distant vertices called ”apex-vertices”, lying on the summit of the two
triangles next to it. Each vertex has also distant edges (5,6 or 7), also called
apex-edges. The function x 7→apex(x) implements a one-to-one composite com-
munication from boolfV to boolfE, between a vertex and its apex-edges. The
effect is illustrated in fig. 8. Bits transit from vertex to face, move within each
face (central symmetry), and then from face to edge. Because of overloading,
this function also implements the reciprocal transformation from edges to apex
vertices: apex◦apex=Id, 2
x 7→ apex(x) =↑↔↑ x (3)
(a)
(b) (c)
Fig. 9. Meet-points in black, (a) 2 x-blobs in gray, x=0 beyond the border. (b) a
merge-vertex and a merge-edge (c) a div-vertex and a div-edge.
3 Computing the meet-point function x 7→ meet(x)
The vertex frontier, its inside and outside. Let x be a boolV representing. Before
defining meet-points x 7→ meet(x) , we first need to compute the set of vertices
adjacent to the frontier of x-blobs:
x 7→ frontierV (x) = ∃V (frontierE(x)), (4)
FrontierV (x) is decomposed into an inside frontier frontierVin(x) = x∧frontierV (x),
and an outside frontier: frontierVout(x) = ¬x ∧ frontierV (x).
2 and also a permutation between the eV-points of a vertex, and the neighbor vertices
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Global meet-points. The x blobs represent agent’s supports. For illustrating cel-
lular circuits, we program the function x 7→ meet(x) used in SDN-media for pre-
serving the supports when agents move. We will use it in section 4.2 to compute
the discrete Vorono¨ı diagram. It has a boolV and a boolE component: meet(x) =
(meetV (x),meetE(x)). Each of those component is a conjunction of a div and a
merge part: meetV (x) =mergeV (x)∨divV (x) and meetE(x) =mergeE(x)∨divE(x).
Definition 3. Let x be a boolV , mergeV (x) is true for empty vertices (resp.
mergeE(x) is true for edges) adjacent to two (resp. the out-frontierV of two)
distinct x-blobs. divV (x) is true for filled vertices, (resp. divE(x) true for edges),
adjacent to two distinct x-holes (resp. the in-frontierV of two distinct x-holes).
Meet-points are needed to preserve connectedness. In a SDN-medium, agents
move by modifying their x-blob support, by emptying (resp. filling) a given
vertex on the inside (resp. outside) frontier. However, such a move can cause a
division (resp. a merge) if the chosen vertex is a div-vertex (resp. a merge-vertex).
The same hold if two vertices adjacent to a div-edge (resp. to a merge-edge) are
simultaneously emptied (resp. filled). In summary, preserving x-blob’s supports
implies not modifying meet-vertices, and not modifying simultaneously the two
vertices on both sides of a meet-edge (see fig. 9).
Local meet-points. An x-blob can be arbitrary big, and with non-convex shape.
Computing whether two vertices belong to the same x-blob requires the ex-
ploration of a region which is not a priori bounded. It cannot be done with a
fixed operation-expression wich can explores only a fixed radius neighborhood.
We propose an alternative definition of meet-points: local meet-points. In defini-
tion 3, instead of x-blobs, we take the x-blobs locally induced in the immediate
neighborhood, by intersecting with a ball of a given radius r, centered on the
meet-point. For meet-vertices (resp. meet-edges) we use r = 2 (resp. r = 3).
Local meet-points are not necessary global. This is because although locally one
may find two distinct components, those two components may meet if we look
further. What matters is that global meet-points are also local meet-points, so
detecting local meet-points is an overkill but work for our purpose of preserving
x-blobs.
3.1 Computing the Meet-vertex function, x 7→ meetV (x).
Computing x 7→ nbcc(x). As shown in fig. 10, the radius-2 ball centered on
a vertex includes a ring of 6 neighbor vertices3; As a prerequisite, we need to
compute the number nbcc(x) of filled connected components in this ring. For
example, in fig. 10 (a) and (b) nbcc(x) = 2. In general the number of neighbors
is ≤ 7, hence nbcc(x) ≤ 3 so nbcc(x) is an intV2 (encoded with 2 bits). Each
component is delimited by two apex-edges in frontierE(x), we therefore only
need to make the sum of those and divide by two.
nbcc(x) = (/+(apex(frontierE(x))))/2. (5)
3 It could be 5 or 7 for the isotropic case
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(b0)
component 1
component 2
(b1)
(a0)
component 1
component 2
(a1)
Fig. 10. Detecting (a) the merge-vertex, and (b) the dividing-vertex of fig. 9 (b,c). The
added darker rectangles in (a1,b1) represent the edge in frontierE(x), which are also
apex edges of the central vertex. There are four of them in both case.
Computing Meet-vertice. If nbcc(x) = 2, filling (resp. emptying) merges those 2
(divide into those 2) components. If nbcc(x) = 3 the same reasoning applies with
3 components. Finally, if nbcc(x) ≤ 1, no division nor merge happens, hence:
meetV (x) = nbcc(x) ≥ 2, divV (x) = meetV (x)∧x, mergeV (x) = meetV (x)∧¬x
(6)
Computing frontierE(x) costs 3 gates. nbcc(x) ≥ 2⇔ /+(apex(frontierE(x))) ≥
4; Knowing that x is even, the computation x 7→ /+(x) ≥ 4 can be done with
only 17 gates. Finally, meetV costs 17 + 3 = 20 gates, divV costs 21 gates, and
mergeV costs 22 gates.
(b)(a) (c)
Fig. 11. Detecting the two meet-edges of figure 9,(a) the radius 3 ball centered on an
edge contains vertices at distance 1,2 and 3 (b) merging edge (c) dividing edge.
3.2 Computing the meet-edge function x 7→meetE(x).
In order to compute a local version of meetE(x) for one edge, we consider the
radius 3 ball centered on that edge, shown fig. 11. It includes three kinds of
neighbor vertices: two immediate neighbors at distance 1, two apex neighbors at
distance 2, and 6 remote neighbors at distance 3. Immediate and apex neighbors
form a rhombus. We will need a function x 7→ ∀(x) which takes a boolV x and
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computes a boolE true for an edge if x is true within the rhombus centered on
that edge. It can be computed using 3 + 4 = 7 gates by chaining two reductions.
The formula can also be applied to a boolE.
x 7→ ∀(x) = ∀E(∀F (x)) (7)
An edge y is locally merging two x-blobs ( fig. 11 (b)) if there are two locally
induced x-blobs, two vertices away from each other, one vertex away on each
side of the edges. Equivalently: (i) the surrounding rhombus is empty (otherwise
those two blobs would meet locally) (ii) on each side of the rhombus, some
vertices at distance 3, must be full. (ii) is checked if and only if both immediate
neighbor of y belong to FrontierV (x), this is computed as ∀E(FrontierV (x)).
Putting together (i) and (ii) we obtain:
mergeE(x) = ∀(¬x) ∧ ∀E(frontierV (x)) (8)
Because a div-edge is a merge-edge of the complement we obtain:
divE(x) = ∀(x) ∧ ∀E(frontierV (¬x)) (9)
But frontierV (¬x) = frontierV (x). From (∀(x)∨∀(¬x)) = ∀(¬frontierE(x))
we can factorize, simplify and derive:
meetE(x) = ∀(¬frontierE(x)) ∧ ∀E(frontierV (x)) (10)
The auxiliary field FrontierE(x) has already been computed for nbcc(x), so
it is availabe and free! The field frontierV (x) = ∃V (frontierE(x)) costs 5 gates.
x 7→ ∀(x) costs 7 gates, the non spatial conjunction ∧ applied to a boolE costs
3 gates. meetE(x) costs 7 + 3 + 5 + 3 = 18 gates. The radius is 3. Taken
separately, divE(x) costs 7 + 3 + 3 + 5 = 18 gates. mergeE(x) cost 19 gates. If
meetE has aleady been computed, then one can also compute divE(x)=meetE∧
insideE(x) and mergeE(x)= meetE∧ insideE(¬x), which adds only 6 gates.
4 Sequential cellular circuits
A set of fields is called a configuration. A sequential circuit is described by a
function updating a configuration, i.e. with identical domain and co-domain.
Definition 4. Let τi=1...n be some spatial-types and Γ =
∏n
i=1 τi. A sequential
Cellular Circuit is a mapping f : Γ 7→ Γ , each component fi is computed as an
operation-expression
We often call it simply a “cellular circuit”. Starting from the initial configuration
x0 = (x00 . . . x
0
k), we iterate t times and obtain the configuration at time t: x
t =
f t(x0) = f(f t−1(x0)) = (xt0 . . . x
t
k). The sequence x
0, x1, . . . , xt represents the
circuit iteration. A component (xti)t∈N represent the successive values (of type
τi) of a stored field, which is called a “layer”.
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Circuit tiling The set of gates can be partitioned with one vertex per tile, by
choosing a vertex responsible for each edges and faces. In the hexagonal case, this
can be done in a simple systematic way, by selecting direction, and in particular,
each class correspond to an identical circuit tile. Fig. 4 shows 4 such tiles. In the
isotropic case, a distributed algorithm must decide using random tournament
and makes sure that each PE get approximately the same number of edges and
faces.
Complexity of a cellular circuit It is measured by
1. the radius and gate density of the updating function,
2. the memory density equal to the sum of the bit density of layers.
3. the trans-wire count which is the number of wires crossing a circuit tile.
In this introductory paper, we consider only simple circuits with a single boolV
layer. Therefore they have a minimal memory density of 1.
(a)
(b)
t=0
t=1
t=2
t=3
t=4
t=0
t=1
t=2
0
0
0
0
0
0
0
0
0
0
0
0
Fig. 12. The 9-vertice 1D-circuit obtained from: (a) x 7→ neighborhoodV (x) (b) x 7→
neighborhoodV (neighborhoodV (x)). The rectangle delimits a tile. Squares are 1-bit
register storing x. Execution is illustrated with an initial configuration having a single
central true vertex.
4.1 Analysis of a simple cellular circuit for growing blobs.
The boolV circuit x 7→ neighborhoodV (x) = ∃V (∃E(x)) let some initial x0-blobs
grow, until they meet and merge, and fill the whole medium. Its gate density
is 8. This simple circuit is helpfull to better understand the different concepts
involved. Consider a 1D graph consisting of a simple line of 9 vertices. For this
“degenerated” planar graph, the gate density is 2 instead of 8. We can easily
represent the compiled circuit in fig. 12 (a). It is made of 9 copies of the same
tile.
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In fig. 12 we can see that each PEs computes the boolE ∃E(x) of its left edge,
in the lower row of or-gate. The upper row computes the ∃V . Zero values (the
neutral value of OR) must be supplied to the OR-gate, to the border tiles.
The circuit for x 7→ neighborhood(x) has gate density 2, radius 2, and trans-
wire count also 2. The circuit x 7→ neighborhood( neighborhood(x) ) shown in
fig. 12 (b) goes two times faster. Gate density, radius and trans-wire count are
all doubled to 4. More generally, x 7→ neighborhoodk(x)), k > 2, compiles into a
cellular-circuit with a gate density,radius and trans-wire count of 2 ∗ k, and goes
k times faster. Translated in a CA framework, each PE would need to explore a
neighborhood of radius k which is O(k2) for the 2D homogeneous planar graph.
This circuit family is very particular because the same reduction (OR) is applied
repetitively 2k times. In the general case, different reductions are applied at each
stage. If the radius is r, for each stage at height h, 1 ≤ h ≤ r, a CA simulation
must entirely traverse the neighborhood of radius r − h. The complexity of the
translated CA execution becomes O(Σrh=1(r − h)2) = O(r3) instead of O(r) for
cellular circuits. The improved complexity is due to a fine grain interleaving of
computation with communication: As soon as a field is computed by applying a
reduction, it is communicated again. In this way, a reduction done for one vertex
benefits to neighbor vertices. As a result, the circuit’s complexity augments only
linearly with the radius. When programming complex circuits, this feature allows
to handle large radius.
4.2 A circuit for the discrete Vorono¨ı Diagram (VD) of x-blobs.
A definition of discrete VD encoded with fields. Let x0 be a boolV encoding
seeds as x0-blob. The seeds are therefore possibly non-punctual. The discrete
Vorono¨ı cell of an x0-blob is the set of vertices strictly nearer to it than to
other blobs. Here, the distance is the same V,E,F hop count, used to define the
radius. Vorono¨ı cells partition the set of vertices. The VD is usually defined as
the partition itself. In the continuous case, this partition can be represented by
polygons; In the discrete case it is less obvious due to the following discrete
artifact: If two nearest seeds are at even (resp. odd) distance, their Vorono¨ı cell
are separated by an edge (resp. a vertex). Spatial types can represent a set of
vertices (boolV) as well as a set of edges (boolE). This allows to define the VD
as a boolE and a boolV: VD(x)=(VDV (x), VDE(x)):
Definition 5. The discrete Vorono¨ı Diagram (VD) of a set of x-blobs is the set
of edges and vertices equidistant to at least two nearest x-blobs.
Let closureV :boolV×boolE7→boolV be defined as closureV (x, y) = x ∨ ∃V (y).
It needs 4 gates. We remark that closureV (VD(x)) encodes VD(x) using only
vertices, with the additional important topological property of separating the
seeds. This property is of high interest for SDN-media, and makes it a legitimate
representation of the VD. We call it the “vertex-VD”.
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x
∀(¬x)
neighborhood(x)
frontierE(x)
frontierV (x)
nbcc(x)
mergeE(x)
mergeV (x)
clo
su
re(m
erg
e(x
)
next state
Fig. 13. Folded form of the VD circuit. Thick arrows represent multiple connections
to all neighbors: the fan out (resp fan in) si the co-arity of the sender (resp. the
receiver). Thick gate represent simplicial reduction, they combine a number of inputs
equal to the co-arity. Curved arrows represent a single connection, it links two gates
of distinct radius. Thin arrows (including curved) and thin gates represent non-spatial
computation within the same tile. To unfold the circuit, thick arrow must be drawn
towards every neighbors, and each gate must be copied in each tile.
The VD circuit. Instead of marking the vertex-VD, we mark the complement
which consists in Vorono¨ı cells deprived from vertices adjacent to another distinct
Vorono¨ı cell. We call those “strict Vorono¨ı Cell”. We reuse the preceding growing
circuit of the preceding subsection. Starting from x0-blobs, we grow everywhere
except on closureV (merge(x)) where merge(x) = (mergeV (x), mergeE(x)); Since
merge-points were defined precisely so as to avoid merging supports, the growth
will be canceled when two xt-blobs come close (one or two vertices away). As a
result, the xt-blobs will grow until they exactly fill their associated strict Vorono¨ı
cell. As shown in fig. 14, convergence happens in a time tc equals to half the
diameter of the medium. We choose a set of seeds in order to illustrate a “multi-
vertex” equidistant to three seeds or more. In the hexagonal case, multivertice
can also be detected because they are in outsideV (xtc), i.e. they remain sur-
rounded by unmarked vertices.
Theorem 1. The circuit x 7→neighborhood(x) ∧ ¬closureV (merge(x)) fills ex-
actly all the strict Vorono¨ı cell, using 55 gates and a radius 4.
Proof. The circuit’s radius is 4 because meetE ’s radius is 3. The circuit is shown
in fig 13 in a folded representation. It allows also to see the radius of computed
field: it is the hop count from the gate computing it, to the flip-flop noted
MEM storing the boolV layer x. Function x 7→merge(x) costs 22+19=41 gates.
The total gate count is 8+1+1+4+41 =55. Notice first that the vertex-VD is
preserved from one iteration to the next: vertex-VD(xt+1) = vertex-VD(xt):
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t=2
t=0
t=3
t=1
t=2
t=0
t=1
t=3
Fig. 14. Iteration of the circuit computing the strict Vorono¨ı cells in a boolV layer xt
(light gray). At t = 0, x0 contains the seeds. Convergence happens at tc = 3. Two aux-
iliary boolV and boolE field (black) represent merge(xt). There is also a unique multi-
vertex (dark gray) detected as outsideV (x3). Execution on the left uses the hexagonal
medium, and on the right, the isotropic medium of fig. 2.
1. The part not adjacent to (xt) is preserved because growth is uniform.
2. The part adjacent to (xt) is precisely closureV (merge(xt)), which means it is
directly detected as part of the vertex-VD at time t, and will remain empty.
The configuration (xt)t∈N is increasing, and will therefore converge at a time
tc. When this happen, (x
tc) is surrounded by closureV (merge(xtc)), otherwise
(xtc+1) would keep growing. The connected components of vertice within the
complement of closureV (merge(xtc)) are of two types: either totally marked or
totally unmarked. The empty components contain some vertices equidistant to
three seeds or more. We call those “multi-vertice”. The examples in fig. 14 were
chosen to illustrate a multi-vertex component consisting of a ball of radius 1,
centered on a vertex equidistant to three seeds. As fig. 15 shows, a multi-vertex
component can become arbitrary big if we choose a set of seeds regularly spaced
on a big discrete circle, so that the circle’s center is equidistant to arbitrary many
seeds. For the discrete VD, such situations must be considered because they can
occur with a non-zero probability. In order to prove that xtc identifies exactly
all the strict Vorono¨ı cells, we must still prove that the multi-vertex components
do not intersect strict Vorono¨ı-Cell. Let M be one such multi-vertex compo-
nent. The vertice adjacent to M , outside M , are connected because the graph
is planar and maximal. They form a closed curve C(M) around M included in
closureV (merge(xtc)), which is itself included in the vertex-VD. A strict Vorono¨ı
cell is connected, and contains a seed, while M does not contain seeds. If one
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strict Vorono¨ı cell V was intersecting M , let v be a vertex in the intersection, we
can apply the Jordan theorem: a path between the seed of V and v, within V ,
would have to intersect the closed curve C(M) which is absurd; because C(M)
is in the vertex-VD which is the complement of strict Vorono¨ı Cell.
(a) (b) (c)
Fig. 15. Large multi-vertex component. (a) Some seed (gray), meet-points (black).
Strict Vorono¨ı cells are limited to the seed themselves (b) closureV (merge(xtc)) (black)
separates vertice in strict Vorono¨ı cells, plus (c) a zone including two multi-vertice
(black) equidistant to six seeds.
5 Conclusion
Contrasting Cellular Circuits with CA. The usual scheme for specifying cellular
computation, Cellular Automata (CA), uses a lattice of Processing Elements
(PE) exchanging their finite state between direct neighbors, and applying a
Look-up Table (LUT) to find out the next state. In this paper, we present a new
scheme using spatial types and producing cellular circuits. The goal is to explore
the world of cellular computation beyond lattice networks to reach amorphous
computing, and along the complexity axis of elaborate rules with high radius.
It is not automata that are mapped on a network’s vertices, but bits and
gates. The network can be any maximal planar graph. Bits and gates are dis-
tributed not only on vertices, but also on edges and faces of this graph, and also
on secondary locus in-between those. No LUT are used. Instead, fields of those
bits are computed from other fields using functions programmed with spatial op-
erations. Those operations let data travel between adjacent vertices, edges and
faces, and interact through reductions. Operation-expressions can be directly
translated into circuits of logical gates. The new scheme improves efficiency and
programmability.
5.1 Improving efficiency
Exploiting symmetries to factorize computation. Cellular circuits exploit the
spatial symmetries always occurring when doing artificial physics. For example,
let x be a boolV (a boolean vertex field). Consider the computation of x 7→
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frontierE(x) which returns true for edges on the frontier of an x-blob. It is
symmetric with respect to the edge’s adjacent vertices v1, v2: one must be empty,
and the other filled. In a PE+LUT scheme, the computation of x 7→frontierE(x)
must be done on PEs assigned to vertices. It has to be computed two times
for v1 and v2, and stored as a vector of 6 boolV, (bit density of 6) with no
obvious visualization. With spatial types, it is computed a single time, using
a xor reduction. It is stored as a unique boolean edge field (a boolE with bit
density of 3). There is an automatic nice visualization looking like a set of closed
curves around each blob (fig. 3), which precisely remind frontiers. The speed up
brough by exploiting symmetries with reduction really makes a difference when
several reduction are applied in sequence, generating high radius field. It results
in a change of time complexity with respect to the radius, as we now detail:
Translating cellular circuits into CAs. If the planar-graph is a lattice, the cellular
circuit can be tiled with the exact same building block circuit (as is done in fig. 12
for the degenerated 1D case). The cellular circuit can be translated into a formal
CA, by doing the computation of each tile on the PE of a CA. However, as fig. 12
shows, the tiles exchange not only the stored state, but also intermediate values
that have already used the neighbor state in their computation. In contrast, in
CAs, each PE receives only the stored state from neighbor. In the CA translation,
each PE must therefore redo part of the computation done by neighboring tiles.
The analysis done in subsection 4.1 shows that for a computed field f of radius r,
this extra work causes the time complexity to jump from O(r) to O(r3) making
it unfeasible for large r (for our current SDN medium r = 25).
SIMD pipelined execution. We used exclusively the hexagonal lattice with 64
columns for simulating the SDN-medium. Our simulator process the lattice row
by row, in a pipeline way. It has two advantages: 1- it exploit the SIMD capability
of standard PC: 64 logic gates can be evaluated in a single logic operation on
long integer, 64 bits can be communicated with a single bit rotation4.2- Rows of
generated intermediate fields are consumed at the same rate as they are created.
As a result, only r rows have to be stored, where r is the radius.
5.2 Improving programmability through procedural programming.
This is probably the most significant advantage of spatial types. When program-
ming a cellular circuit, we do not directly focus on achieving a specific update
function. Instead, we program and debug separately a library of functions, that
we reuse later, just as we do with standard procedural programming languages.
For example in this paper, we introduce first low-level functions to compute blob
features such as the inside, the outside, the frontier, the neighborhood. We also
implement a one-to-one communication-operation between apex neigbors as a
function. Those functions have radius 1 or 2, and need less than 10 gates. Let
4 We measured more than 64 gate evaluation per clock-cycle, due to the super-scalar
capabilities present in standard laptops
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x be a boolV representing the support of agents. We then program the more
complex function of radius 3: x 7→merge(x) 41 gates (resp. x 7→divide(x)) used
for moving agents without merging (resp. without dividing) their support. The
disjunction x 7→meet(x) =merge(x)∨divide(x) is is a key building block reused
dozens of time in the SDN-media in order to preserve agent’s support. In this
paper we reuse the x 7→merge(x) component adding 14 gates, in order to obtain
a radius-4, 55-gates cellular-circuit computing the VD which is not related to
the SDN-media5: the discrete Vorono¨ı Diagram.
Using auxiliary fields. CA transition rules tends to be simple. One factor limit-
ing their complexity is that during an update cycle, there is only a limited set
of data availabe as inputs: the local state plus the states of the other PEs in the
immediate neighborhood. With spatial types, one update cycle includes an ar-
bitrary number of µsteps of exchange-compute. Each µstep is a reduction which
produces a new auxiliary field, that can be exchanged again, to become the input
of another µsteps. The generated auxiliary fields increase the volume of data on
which it is possible to compute. They are like auxiliary variables used in pro-
cedural programing: they store intermediate results to be re-used several times
for different purposes. For example the auxiliary field frontierE(x) appears in
formula 10 and is reused for computing nbcc(x) and frontierV (x). So it is reused
three times in total for the computation of x 7→ meet(x). Designing increasingly
complex transitions naturally results from adding new µsteps, and is most often
done without having to introduce more bits of state. An illustration of this fact
is that in this paper, the discrete Vorono¨ı diagram is computed with a single bit
of state x.
5.3 Application: from the Voronoi Diagram to the SDN medium
The discrete Vorno¨ı Diagram (VD). We choose this example because 1- it was
simple enough to fit in the paper, and 2- it reuses a key function needed for
SDN media, allowing us to start presenting it 3- It has also an intrinsic interest.
Computing the VD on a CA is not new, we use a technique inspired from [2, 14]:
waves propagate synchronously and define the VD when they collide. Spatial
types can do it for the more general context of maximal planar graph. The
program can capture the simple algorithmic essence of the wave technique, which
is to grow the seeds uniformly as much as possible and stop just before they meet.
The circuit uses 55 gates on each tile, for the hexagonal case. We conjecture that
it is the minimum. The number 55 measures the complexity of the computation
in a more precise way than just the number of states which is traditionally used
in the CA community. There is only one bit of state, compared to two bits
for [2] (four states) and 0(ln(n)) bits for [14], where n is the number of PEs.
As in amorphous computing, the hypothesis of synchronism is not mandatory
5 An SDN-medium does compute a VD, but a dynamic one, using a much more com-
plex circuit: it computes distances modulo 8 ( [13]), and constantly updates the VD
as the seeds are moving simultaneously with their VD computation.
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for the circuit’s operation. If the unique bit of state is not updated with a
small probability, uniformly on each PE, then the circuit will still compute an
approximation of the VD, with fluctuation due to variation in the propagation
speed.
The SDN medium Spatial types and cellular circuits were developed as a neces-
sary tool needed to construct piece by piece a quite complex computing medium
which can simulate Self Developing Network (SDN). The goal of SND-media is
to broaden the scope of what can be computed on a computing medium, and
reach general purpose computing. The complexity of SND-media is due to the
simulation of many artificial physical laws, needed to achieve division of homog-
enized membranes. Our current version, uses 77 bits of state 14,291 gates, 300
trans-wires between cells and a radius of 25. A real-time execution, interpreting
a flow of host-instructions dictating the development of a virtual 2D-grid can be
viewed on the three videos [8], it gives an idea of how complex computational
behavior can be obtained thanks to the new scheme, while still doing bit-level
local communication, the essence of CA.
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Appendix
We here report more technical issues.
V Ep
Er
Fp
Fr
Fig. 16. Finite State automaton for computing the radius: state distinguishes
perimeter-edges and perimeter-faces noted Ep, Fp, from radius-edges or radius-faces
noted Er, Fr. Transitions correspond to transfer communications. Thick transitions
indicates when the radius is incremented.
Computing the radius of a circuit. The radius of layers is 0, since they are directly
read from memory. Usually the radius is incremented, each time a transfer is
done. However, fig 13 shows a conter example: the field x 7→nbcc(x) undergoes
three transfers: from vertex to edge to face to vertex again, but its radius is only
2, (it is clearly computed on vertices around the starting vertice of reference).
The second transfer, from edges to faces did not increase the radius, because
the faces adjacent to the edges at distance 1 from the starting vertice are also
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at distance ≤ 1. In the same way edges (resp vertices) which are adjacent to
faces (resp. edges) at distance 2, are also at distance ≤ 2. We call edges (or
faces) at distance 1 (resp. 2) “perimeter” (resp. “radial”) edges (or faces).
When computing the radius of an auxiliary field, by induction on the operator
expression, we must remember for edges or faces, whether it is a perimeter, or
a radial one. We take this “sub-type” into account when a transfer occurs, to
know wether the radius is incremented or not. Fig 16 shows the finite state
automaton that does this job. What matters for the computation is the parity
of transfers done since the last vertex. If communications is done only between
edges and faces, the radius augments on average only one transfer out of two. If
a binary non-spatial operation is applied to two fields, then the resulting radius
is of course, the max of the radius of the input fields, and if the locus is edges
or faces, we have radial>perimeter when determining the resulting sub-type.
Processing of the border. A circuit is a finite object. On a 2D plane, a difficulty
occurs on the border of the planar graph: the unbounded face is not triangular:
it is adjacent to all the vertices on the perimeter which number is O
√
(n) where
n is the total number of vertices. There are two solutions: 1-The simplest is
to come back to a triangulated form by considering a 2D-torus instead of a 2D-
plane. Simplicial proximity can also be defined on toroidal-graph , whose vertices
are mapped on a 2D torus, and edges do not cross. In our experiments, we use
the perfect hexagonal toroidal graph shown in fig 17 (a) (with 64 columns). The
same construction can be done in the isotrope case. 2- Ultimately, the border will
have to be instanciated, so as to model input and output to the cellular circuit.
Notice that the vertices of the border form a 1D-ring. This ring is not used for
computation. When a reduction of a vertex field is done, the field is prolongated
on the vertice of the ring, by setting the value to the neutral element of the
reduction. In the example of the Voronoi Diagram, frontierE is computed using
a xor reduction, and the neutral element for xor is zero. It means that the seeds
on the border behave as if they were surounded by empty vertices.
C D E F C
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C D E F CF
3 0 1 2 3 0
(a) (b)
C D E F C
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3 0 1 2 3 0
Fig. 17. The 4 ×4 hexagonal lattice: (a) The toroidal wrapping. (b) The underlying
planar graph (c)Voronoi polygons associated to V, E, F data points.
